EPI Consortium members published “A RISC-V in-network accelerator for flexible high-performance low-power packet processing” in 48th IEEE/ACM International Symposium on Computer Architecture (ISCA).
Here you can find a link to an open access version of the article: https://ieeexplore.ieee.org/document/9499874.
DOI: https://doi.org/10.1109/ISCA52012.2021.00079.
Server Microprocessor Market Forecast to Reach $18.1 Billion by 2026
HPC Career Notes: August 2021 Edition
Adoption of Council Regulation to Establish New EuroHPC Joint Undertaking
Jean-Marc Denis Joins SiPearl as CSO
Amid a Canceled Tender, More Details of MareNostrum 5 (Finally) Emerge
NVIDIA, Partners Extending Arm Ecosystem from Exascale to the Edge
ISC21 Preview: EPI Chair Jean-Marc Denis Shares Vision for Future Supercomputers
SiPearl Opens Site in Barcelona, its Second International Subsidiary