EPI Consortium members published “A RISC-V in-network accelerator for flexible high-performance low-power packet processing” in 48th IEEE/ACM International Symposium on Computer Architecture (ISCA).

Here you can find a link to an open access version of the article: https://ieeexplore.ieee.org/document/9499874.

DOI: https://doi.org/10.1109/ISCA52012.2021.00079.

Server Microprocessor Market Forecast to Reach $18.1 Billion by 2026

HPC Career Notes: August 2021 Edition

Adoption of Council Regulation to Establish New EuroHPC Joint Undertaking

Jean-Marc Denis Joins SiPearl as CSO

BSC, Codeplay and SiFive help accelerate applications on RISC-V thanks to V-extension support in LLVM

Amid a Canceled Tender, More Details of MareNostrum 5 (Finally) Emerge

NVIDIA, Partners Extending Arm Ecosystem from Exascale to the Edge

ISC21 Preview: EPI Chair Jean-Marc Denis Shares Vision for Future Supercomputers

SiPearl Opens Site in Barcelona, its Second International Subsidiary

Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy