ACM Europe Summer School on HPC Computer Architectures for AI and Dedicated Applications
Configurable 64-bit RISC-V IP Targets Machine Learning, Other Advanced Apps
RISC-V CPUs: Enabling Processor Innovation
Vivian Blanchard Named VP Hardware R&D at SiPearl
EuroHPC Executive Director Talks Europe’s Supercomputing Future
Semidynamics launches world’s first fully customisable RISC-V IP cores
SiPearl raises €90m for Rhea European supercomputer chip
SiPearl Raises $98.3M in Series A Funding to Launch Rhea HPC Microprocessor
SiPearl Raises $98.3M in Series A Funding to Launch Rhea HPC Microprocessor
SiPearl Raises $98.3M in Series A Funding to Launch Rhea HPC Microprocessor
Copyright 2022 All Right Resereved
This project has received funding from the European High Performance Computing Joint Undertaking (JU) under Framework Partnership Agreement No 800928 and Specific Grant Agreement No 101036168 (EPI SGA2). The JU receives support from the European Union’s Horizon 2020 research and innovation programme and from Croatia, France, Germany, Greece, Italy, Netherlands, Portugal, Spain, Sweden, and Switzerland.