EPI Consortium members published “A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications” in IEEE Transactions on Emerging Topics in Computing.

Here you can find a link to an open access version of the article: https://ieeexplore.ieee.org/document/9583876.

DOI: https://doi.ieeecomputersociety.org/10.1109/TETC.2021.3120538.

Jesus Labarta held a presentation titled “Performance analysis and hybrid programming in HPC”, Mauro Olivieri held a presentation “Vector acceleration in HPC and Edge Devices” and Roger Espasa held a presentation “Avispado: A RISC-V core supporting the RISC-V vector instruction set.”

 

Project press release, published on September 22nd, 2021, is also available in the news section: https://www.european-processor-initiative.eu/epi-epac1-0-risc-v-test-chip-samples-delivered/.

EPI Consortium members published “A RISC-V in-network accelerator for flexible high-performance low-power packet processing” in 48th IEEE/ACM International Symposium on Computer Architecture (ISCA).

Here you can find a link to an open access version of the article: https://ieeexplore.ieee.org/document/9499874.

DOI: https://doi.org/10.1109/ISCA52012.2021.00079.

A group of authors from EPI’s partner IST presented at CARRV 2021 a paper titled “Supporting RISC-V Performance Counters through Performance analysis tools for Linux (Perf ).”

Here you can find a link to an open access version of the article: https://carrv.github.io/2021/papers/CARRV2021_paper_29_Domingos.pdf.

EPI’s Roger Espasa from SemiDynamics held a presentation titled “SemiDynamics High Bandwidth RISC-V Vector Cores.”

Project press release, published on June 1st, 2021, is also available in the news section: https://www.european-processor-initiative.eu/epi-epac1-0-risc-v-test-chip-taped-out/

Prof. Jesus Labarta from BSC attended the Open Source Summit and held a presentation titled “The RISC-V vector processor in EPI”.

Project press release, published on March 9, 2021, is also available in the news section:
https://www.european-processor-initiative.eu/epi-epac1-0-risc-v-core-boots-linux-on-fpga/

EPI team participated in several activities in Digital HiPEAC 2021 conference: EPI Tutorial, Industrial session, and WRC workshop.

The materials are all zipped here, and a link to YT recording of the Tutorial is available.

Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy